M, Anto Bennet, Department of Electronics and Communication Engineering, Vel Tech, Chennai, Tamil Nadu, India., India
-
Vol 58, No 10 (2020): Indian Journal of Pure & Applied Physics - Articles
Adaptation of counters redundant bits with the provision of dual supply and modified clock gating to favour of low power in VLS
Abstract PDF
Indian Journal of Pure & Applied Physics (IJPAP)