Parallel Hardware Implementation of Walsh Hadamard Transform


Mazumder, Pulak ; Chandra, Soumyadeep ; Rana, Sekhar ; Mukhopadhyay, Mainak ; Naskar, Mrinal Kanti


The Walsh Hadamard Transform is a powerful notion in digital signal processing. This paper explains the construction of parallel hardware architecture using the mathematical concept of Kronecker product based approach to Walsh Hadamard Transform and its simulation using Verilog. This architecture is simulated here using Field Programmable Gate Array (FPGA) technology in Verilog Spartan 3e platform. Furthermore, this paper illustrates the fast algorithm and parallel computational result of both one-dimensional and two-dimensional transforms using the Kronecker product.This algorithm can be used to implement a systolic array based dedicated hardware for computation of the transform. Our proposed hardware design for the Walsh Hadamard Transform will be used in various digital signal processing applications. The systematic derivation of parallel architecture design using the concept of Kronecker product and stride permutation would depict the real time processing rather than conventional way and reducing time complexity using minimal resources is a challenging task.


FPGA, Kronecker product, Systolic architecture,  Verilog

Full Text: PDF (downloaded 47 times)


  • There are currently no refbacks.
This abstract viewed 133 times