Low Latency Prefix Accumulation Driven Compound MAC Unit for Efficient FIR Filter Implementation

Hemantha, G Reddy; Varadarajan, S ; Giriprasad, M N


This article presents hierarchical single compound adder-based MAC with assertion based error correction for speculation variations in the prefix addition for FIR filter design. The VLSI implementation of approximation in prefix adder results show a significant delay and complexity reductions, all this at the cost of latency measures when speculation fails during carry propagation, which is the main reason preventing the use of speculation in parallel-prefix adders in DSP applications. The speculative adder which is based on Han Carlson parallel prefix adder structure accomplishes better reduction in latency. Introducing a structured and efficient shift-add technique and explore latency reduction by incorporating approximation in addition. The improvements made in terms of reduction in latency and merits in performance by the proposed MAC unit are showed through the synthesis done by FPGA hardware. Results show that proposed method outpaces both formerly projected MAC designs using multiplication methods for attaining high speed.


Compound adder, Distributed arithmetic, FIR filter, Multiply accumulate (MAC) unit

Full Text: PDF (downloaded 35 times)


  • There are currently no refbacks.
This abstract viewed 90 times